



Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): James P. BAUKUS,
et al.
Serial No.: 10/686,545
Filed: October 14, 2003
For: "MULTILAYERED INTEGRATED
CIRCUIT WITH EXTRANEous
CONDUCTIVE TRACES"

) Re: Information Disclosure
) Statement
) Group: 2811
)
) Examiner: not yet assigned
)
) Our Ref: B-4421NP 620761-8
) Date: March 10, 2004

Commissioner for Patents
P.O. Box 1450
Alexandria VA, 22313-1450

Sir:

In accordance with the Applicants' duty to disclose information which may be material to the examination of this application, the undersigned respectfully requests that the Examiner consider on the merits the documents listed on the enclosed Form PTO-1449 (modified) before issuing the first Office Action on the merits. Copies of the foreign patent documents and the non-patent publications listed on the enclosed Form PTO-1449 (modified) are enclosed herewith for the Examiner's convenience. Copies of the U.S. patent documents listed on the enclosed Form PTO-1449 (modified) are not enclosed, pursuant to Deputy Commissioner Stephen G. Kunin's Pre OG Notice dated July 11, 2003.

The filing of this Information Disclosure Statement (IDS) shall not be construed as a representation that a search has been made (37 C.F.R. 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability, or that no other material information exists.

The Applicants believe that this IDS is being submitted before the issuance of a first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance. Therefore, no official fees should be due; and this IDS should be considered


Information Disclosure Statement
USSN 10/686,545
March 10, 2004
Page 2

on the merits. If this IDS is being submitted after the issuance of the first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance, please contact the undersigned to authorize a payment of \$180.00 (or any other required amount), which is the fee set forth in 37 C.F.R. § 1.97(c), if the Examiner believes that such a fee is due in order for this IDS to be considered on the merits.

The filing of this Information Disclosure Statement shall not be construed as an admission against interest in any manner. (Notice of January 9, 1992, 1135 O.G. 13-25, at 25.)

The person making this statement is the practitioner who signs below on the basis of information supplied by an individual associated with the filing and prosecution of this application (37 C.F.R. § 1.56(c)) and on the basis of information in the practitioner's file.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first-class mail in an envelope addressed to the "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450", on March 10, 2004 by Shana Morda.



Respectfully submitted,



Ross A. Schmitt
Attorney for Applicant
Reg. No. 42,529

LADAS & PARRY
5670 Wilshire Boulevard
Suite 2100
Los Angeles, CA 90036
(323) 934-2300

Enclosures: Form PTO-1449 (modified) (1 page)
Copy of Non-U.S. documents listed on Form PTO-1449
(modified)



Information Disclosure Statement
 USSN 10/686,545
 March 10, 2004
 Page 3

Form PTO-1449 (Modified)	ATTY DOCKET NO. B-44721NP 620761-8	U.S. SERIAL NO. 10/686,545
LIST OF PATENTS AND PUBLICATIONS STATEMENT	APPLICANTS James P. BAUKUS, et al.	
	FILING DATE October 14, 2003	GROUP 2811

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUB-CLASS	FILING DATE or 102(e) DATE IF APPROPRIATE
	5,783,846	7/1998	Baukus et al.	257	204	
	5,866,933	2/1999	Baukus et al.	257	368	
	5,973,375	10/1999	Baukus et al.	257	399	
	6,117,762	9/2000	Baukus et al.	438	618	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Rovedo, Nivo, et al., "Introducing IBM'S First Cooper Wiring Foundry Technology: Design, Development, and Qualification of CMOS 7SF, a 18-µm Dual-Oxide Technology for SRAM, ASICs, and Embedded DRAM," MicroNews, Fourth Quarter 2000, Vol 6, No. 4, INTERNET: < http://www-3.ibm.com/chips/micronews/vol6_no4/rovedo.html > 7 pages (February 15, 2002).
	Sze, S.M., VLSI Technology, McGraw-Hill, pp. 99, 447, 461-465 (1983).

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609: Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.